


*Fig. 1 (Prior Art)*



*Fig. 2 (Prior Art)*




Fig. 3A

FIG. 3B is a block diagram of a system 300 in accordance with one embodiment of the present invention. The system 300 includes a controller 360 and a plurality of devices 380. The controller 360 is connected to the devices 380 via a bus 460. The devices 380 are arranged in a row and are labeled DEVICE 0, DEVICE 1, ..., DEVICE N. Each device 380 has a select input (SEL IN) and a select output (SEL OUT). The select inputs are labeled SEL IN 0, SEL IN 1, ..., SEL IN N. The select outputs are labeled SEL OUT 0, SEL OUT 1, ..., SEL OUT N. The bus 460 is connected to the select inputs and select outputs of the devices 380. The bus 460 is labeled 460A, 460B, ..., 460N. The controller 360 is labeled 360A. The devices 380 are labeled 380A, 380B, ..., 380N.




Fig. 3B




Fig. 4





Fig. 5




ENABLE & SELECT OUT LOGIC						
INPUTS				OUTPUTS		
LOW VCC (LVCC)	LOCK OUT (LOUT)	DEV SEL (DSEL)	SLEEP (SLP)	INPUT ENABLE (IEN)	SEL OUT (SOUT)	DECODER ENABLE (DEN)
0	X	X	X	SEL IN	0	0
1	0	X	X	SEL IN	0	SEL IN
1	1	0	0	SEL IN	SEL IN	0
1	1	0	1	SEL IN	SEL IN	0
1	1	1	0	1	SEL IN	1
1	1	1	1	SEL IN	SEL IN	0

*Fig. 7*




*Fig. 8A*




*Fig. 8B*





*Fig. 9*



*Fig. 10*

INPUTS										INPUTS									
TAG BUS (HEX)	DATA BUS	LOCK OUT		DEV SEL	BAI	BLAL		PAL		CLRADD		CCR	WREG		WDR	OUT/IN		COMMENTS	
		SLEEP	DECODER ENABLE			BAL	PAI	SAL	SREG	RCR	RDR		SAL	LVCC					
xxH	xxxxxxx	0	x	0	0	0	0	0	0	0	0	1	0	0	0	0	0	LOW POWER	
xxH	xxxxxxx	1	x	0	0	0	0	0	0	0	0	1	0	0	0	0	0	LOW POWER	
xxH	xxxxxxx	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	DESELECT MODE	
03H	e/dxxxxxxx	x	x	1	0	0	0	1	0	1	0	0	0	0	0	0	1	LOAD PACKET ADDR.	
04H	x0000000	x	x	1	0	0	0	0	1	1	0	0	0	0	0	0	1	LOAD SECTOR ADDR.	
05H	x0000000	x	x	1	0	1	0	0	0	1	0	0	0	0	0	0	1	LOAD BLOCK ADDR.	
07H	xxxxxxx	x	x	1	0	0	1	0	0	1	0	0	0	0	0	0	1	INCR. PACKET ADDR.	
09H	e/dxxxxxxx	x	x	1	0	1	0	0	0	1	0	0	0	0	0	0	1	LOAD BYTE ADDR. SET INCR ON/OFF	
0AH	ddddddddd	x	x	1	?	0	0	0	0	1	0	0	0	0	1	0	1	LOAD PGM DATA REGISTERS	
0BH	xxrrrrr	x	x	1	0	0	0	0	0	1	0	0	0	0	0	0	1	SELECT CONTROL REG	
0CH	ddddddddd	x	x	1	0	0	0	0	0	1	0	0	0	1	0	0	1	LOAD DATA TO REG	
0DH	xxxxxxx	x	x	1	0	0	0	0	0	0	0	0	0	0	0	0	1	INCREMENT BYTE REG.	
0EH	xxxxxxx	x	x	1	0	0	0	0	0	0	0	0	0	0	0	1	0	LATCH SA DATA	
0FH	xx001000	x	x	1	0	0	0	0	0	1	0	1	0	0	0	0	1	CLEAR CONTROL REG.	
---	xx010000	x	x	1	0	0	0	0	0	0	0	0	0	0	0	0	1	CLEAR ADDR. REG.	
19H	zzzzzzzz	x	x	1	?	0	0	0	0	1	0	0	0	1	0	0	1	READ DATA	
1AH	zzzzzzzz	x	x	1	0	0	0	0	0	1	0	0	1	0	0	0	1	READ CONTROL REG.	

Fig. 11

REGISTER 00H		ID CODE							
[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]		
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

Fig. 12A

REGISTER 01H		BLOCK ADDRESS							
	A22	A21	A20	A19	A18	A17	A16		
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

Fig. 12B

REGISTER 02H		SECTOR ADDRESS REGISTER							
	A15	A14	A13	A12	A11	A10	A9		
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

Fig. 12C

REGISTER 03H		PACKET ADDRESS REGISTER							
PACKET INCREMENT ENABLE/ DISABLE	BIT 7	BIT 6	BIT 5	BIT 4	A <sub>X</sub>	BIT 3	A <sub>8</sub>	BIT 2	A <sub>7</sub>
	BIT 1	BIT 0	A <sub>6</sub>	A <sub>5</sub>					

Fig. 12D

REGISTER 04H		BYTE ADDRESS REGISTER							
BYTE INCREMENT ENABLE/ DISABLE	BIT 7	BIT 6	BIT 5	A <sub>4</sub>	A <sub>0</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	BIT 1
	BIT 0								

Fig. 12E

REGISTER 05H		CONTROL A							
	BIT 7	BIT 6	BIT 5	BIT 4	REF VOLTAGE GENERATOR ENABLE				
	BIT 1	BIT 0							

Fig. 12F

Fig. 12G

CONTROL B									
REGISTER 06H	WORD LINE TRIM [7]	WORD LINE TRIM [6]	WORD LINE TRIM [5]	WORD LINE TRIM [4]	WORD LINE TRIM [3]	WORD LINE TRIM [2]	WORD LINE TRIM [1]	WORD LINE TRIM [0]	
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

Fig. 12H

CONTROL C									
REGISTER 07H	ENABLE LOW CURRENT PUMP	CONNECT PROGRAM VOLTAGE TO BIT LINE (PGM)	ENABLE WORD LINE SWITCH						
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

Fig. 12I

CONTROL D									
REGISTER 08H	ENABLE S.A. REFERENCE GENERATOR	BIT LINE TRIM (READ) [0]	BIT LINE TRIM (READ) [1]	SENSE MARGIN TRIM (READ) [2]	SENSE MARGIN TRIM (READ) [3]	SENSE MARGIN TRIM (READ) [4]	SENSE MARGIN TRIM (READ) [5]	SENSE MARGIN TRIM (READ) [6]	SENSE MARGIN TRIM (READ) [7]
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0		

REGISTER 09H							
CONTROL E							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
			SELECT ALL WORD LINES	DESELECT ALL WORD LINES	SELECT ALL MAIN BLOCKS	SELECT ALL ERASE BLOCKS	DESELECT ALL MAIN LINES

Fig. 12J

REGISTER 0AH							
CONTROL F							
CONNECT DL BUS TO DZ BUS						DISCHARGE BIT LINES	FLOAT BIT LINES
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Fig. 12K

REGISTER 0BH							
CONTROL G							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	BYPASS PROGRAM LATCHES		ENABLE SENSE CIRCUITS				

Fig. 12L


REGISTER OCH		CONTROL H					
		BIT LINE TRIM PROGRAM [2]	BIT LINE TRIM PROGRAM [1]	BIT LINE TRIM PROGRAM [0]	ENABLE BL SWITCH	ENABLE HIGH CURRENT PUMP	
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Fig. 12M


REGISTER ODH		CONTROL I					
		ENABLE NEGATIVE PUMPS	SOURCE LINE TRIM (ERASE) [2]	SOURCE LINE TRIM (ERASE) [1]	SOURCE LINE TRIM (ERASE) [0]	ENABLE SOURCE SWITCH CIRCUIT	WORD LINE SUPPLY
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0

Fig. 12N






*Fig. 13*



*Fig. 14*



*Fig. 15*







Fig. 16




*Fig. 17*




*Fig. 18A*



*Fig. 18B*



*Fig. 19*



*Fig.20A*







Fig.20B



*Fig. 21*




Fig. 22






Fig. 23




*Fig. 24A*



*Fig. 24B*





*Fig. 26*